DDR3 memory mirroring – PCB layout

DDR3 mirroring is a feature of memory controller.

See the following text from DDR3 SDRAM Unbuffered DIMM Design Specification (JEDEC website – Registration is required, page 17).

Following pins are being mirrored: A3<->A4, A5<->A6, A7<->A8, BA0<->BA1.

“Since the cross-wired pins have no secondary functions, there is no problem in normal operation. Any data written is read the same way. There are limitations however. When writing to the internal registers with a “load mode” operation, the specific address is required. This requires the controller to know if the rank is mirrored or not. This requires a few rules. Mirroring is done on 2 rank modules and can only be done on the second rank. There is not a requirement that the second rank be mirrored. There is a bit assignment in the SPD that indicates whether the module has been designed with the mirrored feature or not. See the DDR3 UDIMM SPD specification for these details. The controller must read the SPD and have the capability of de-mirroring the address when accessing the second rank.”

To confirm this, have a look on the following pictures from PC3-12800 UDIMM layout where I have selected A8 signal:

Details of A8 Top and Bottom Layer:

Screenshot from schematic for D1 and D9:

Components D1 and D9 are listed in the BOM with same part number.

Please LIKE, Share, ReTweet. Thank you.

7 thoughts on “DDR3 memory mirroring – PCB layout

  1. Hello..
    I was looking for the circuit board facts as I have to complete my project on it and reached here. I am glad I visited here and gathered so much resource. One should always take care while working on it.


  2. Hi Robert

    Firstly thank you very much that you share this information with us.

    I have a question about the data bus. Typically the memory chips are connected to the processor DQ[0..7] — DQ[0..7], DQ[0..7] — DQ[8..15], …, and so on, depending on the width of the data bus of the processor and the amount of memory chips used. It also can be seen in the specification on page 18-23.

    Why is the “Screenshot from schematic for D1 and D9” they are connected on another, I’d seen on the electronic circuits from the manufacturer such a connection, and I thought it was wrong. Or where you can read about it.



Leave a Reply

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out /  Change )

Facebook photo

You are commenting using your Facebook account. Log Out /  Change )

Connecting to %s